

### 2015.07.23 Praha



- This effort was started at the suggestion of Russ Housley, Jari Arkko, and Stephen Farrell of the IETF, to meet the assurance needs of supporting IETF protocols in an open and transparent manner.
- But this is NOT an IETF, ISOC, ... project, though both contribute. As the saying goes, "We work for the Internet."

### Goals


- An open-source <u>reference design</u> for HSMs, not a manufactured product
- Scalable, first cut in an FPGA and CPU, plan higher speed (ASIC) options later
- Composable, e.g. "Give me a key store and signer suitable for DNSsec"
- Reasonable assurance by being open, diverse design team, and an increasingly assured tool-chain

# CrypTech Project

- An Open Design, not a Product
- Open everything (docs, design, code)
- BSD, CC license for all we develop
- Diverse engineers and review
- Support for transparency, testing, ...
- Multiple contributors: IETF, Comcast, Google, .SE, SUNET, PIR, ISOC, Afilias, RIPE, IANA, Cisco, etc.

# Diverse Engineering

Verilog Göteborg & Moscow Hardware Adaption Layer (HAL) in Boston Software, PKCS#11, ... from Boston TRNG advice from Germany and States Hardware Design & Build from Stockholm **DNSsec from Göteborg & Stockholm** Engineering coordination from Tokyo



#### Novena Development Board Setup

# Layer Cake Model



#### Off-ChipSupport Code X.509/PGP/... Packaging, PKCS#7/10/11/15, Backup


### On-Chip Core(s)

KeyGen/Store, Hash, Sign, Verify, Encrypt, Decrypt, DH, ECDH, PKCS#1/5/8, [Un]Load, Stretching, Device Activation/Wipe

#### FPGA (ASIC)

Hashes: SHA\*/MD5/GOST Encrypt: AES/Camellia PublicKey RSA/ECC/DSA, Block Crypto Modes TRNG, BigNum, Modular Exponentiation Security Boundary & Tamper Power Timing


# Novena Spartan 'Laptop'




# Entropy Noise Board




# Alpha Board Blocks




## Alpha Board EOY 2015



# Bridge Board






# General Core Design

- Plain Verilog 2001 compliant RTL code
- FPGA vendor and FPGA/ASIC agnostic design
  - No explicitly instantiated technology specific macros
- All cores are independent co-processors
  - Cores do not share resources
  - Load data and configure, start core and wait for ready signal
- 32-bit memory like interface
  - Implemented by core wrapper
  - API structured similarly for all cores
- The real functionality is in \_core.v and its sub modules

## General Core Structure



## API Example

ADDR	NAME 0	=	8'h00;
ADDR	NAME1	=	8'h01;
ADDR	VERSION	=	8'h02;

ADDR	CTRL		=	8'h08;
CTRL	INIT	BIT	=	0;
CTRL_	NEXT_	BIT	=	1;

ADDR ST	FATUS		=	8'h09;
STATUS	READY	BIT	=	0;
STATUS	VALID	BIT	=	1;

ADDR BLOCK0 = 8'h10;

••

ADDR\_BLOCK15 = 8'h1f;

ADDR DIGESTO = 8'h20;


•••

 $ADDR_DIGEST7 = 8'h27;$ 

## Core Selector

- Current version hard coded for the use case
- Next version auto generated
  - Generate Verilog based on config
    - Instantiate types and number of instances of cores
  - SW support for discovery of cores in a given
    FPGA bitstream

# Cryptech FPGA system



# Core Walk Through

150728ChypTeedth



 Implements SHA-1 as specified in FIPS 180-2

- Iterative, one cycle/round
  - 82 cycles/block with setup and finish
- Block expansion (W mem) implemented using sliding window with 16 separate 32bit registers



• Implements SHA-256 as specified in FIPS 180-4

- Iterative, one cycle/round
  - 66 cycles/block with setup and finish

 Block expansion (W mem) implemented using sliding window with 16 separate 32bit registers

### **SHA512**

- Implements SHA-512/x (FIPS 180-4)
  - Including SHA-512/224, SHA-512/256, SHA-512/384 and SHA-512
- Iterative, one cycle/round
  - 82 cycles/block with setup and finish
- Block expansion (W mem) implemented using sliding window with 16 separate 64-bit registers
- Support for work factor processing with up to 2\*\*32-1 iterations/block
- Testbenches for w\_mem, core and top level
  - Using NIST test vectors
- Heavily tested with SW on the Novena
- Used in Cryptech as mixer in the TRNG

# AES (1)

- As specified in FIPS 197
  - Support for 128 and 256 bit keys
- Iterative, four cycles/round
  - 42 cycles/block with setup and finish for AES-128
  - 58 cycles/block with setup and finish for AES-256

# AES (2)

- Key expansion performed before any block processing
  - 10 cycles for 128 bit keys, 14 cycles for 256 bit keys
- Separate encipher and decipher data paths
  - Decipher can be removed for use cases where only encipher is needed (CTR mode etc)
  - Encipher and decipher share key expansion



- Four sbox ROMs
  - Shared between encipher data path and key expansion

- Testbenches for key expansion, data paths, core and and top level
  - Using NIST test vectors and vectors by Sam Trenholme (http://www.samiam.org/ key-schedule.html)



• Heavily tested with SW on the Novena

 Used in Cryptech to implement AES Key Wrap (RFC 5649, https://tools.ietf.org/ html/rfc5649)




- Implements the ChaCha stream cipher
  - http://cr.yp.to/chacha/chacha-20080128.pdf
  - Support for 128 and 256 bit keys
  - Support for up to 32 rounds
  - Support for settable 64-bit initial counter value
- Iterative, two cycles/double round
  - 42 cycles/block with setup and finish for ChaCha20

# ChaCha (2)

- Testbenches for core and top level
  - Using DJB test vectors and generated test vectors for draft https://tools.ietf.org/html/draftstrombergson-chacha-test-vectors-00
- Used in Cryptech as CSPRNG in the TRNG
  - With 256 bit key and 24 rounds
  - Key, block, IV and initial counter as seed





# TRNG (1)

- Sub system using multiple cores
  - avalanche noise entropy provider core
  - ring oscillator entropy provider core
  - SHA512 core used as entropy mixer
  - ChaCha core used as CSPRNG



- Modular architecture
  - Support for adding more entropy sources
  - Support for replacing SHA512 in mixer and ChaCha in CSPRNG with other cores
- Support for observability and testing and of all parts and output
  - Extract raw noise and entropy from the sources
  - Inject test vectors and extract results to allow verification of functionality
  - Planned support for on-line testing and alarms for entropy sources and CSPRNG


# TRNG (3)

- Scalable performance and security
  - Number of rounds (default 24) can be configured via API
  - Reseed frequency settable and can be forced via API
  - Can generate ~500 Mbps @50 MHz clock frequency
  - Can instantiate multiple ChaCha cores (seeded separately) to scale performance to multiple Gbps performance




- Tested using ent, diehard, dieharder and several custom tools
  - TBytes of data generated and tested so far
  - Test server that provides public access to continiously generated data being setup

## Avalanche Noise Board



## Noise Generation



### Raw noise



## Amplified (yellow)



#### Creative Commons: Attribution-NonCommercial-ShareAlike 2.0

## Digitized (yellow)



#### Creative Commons: Attribution-NonCommercial-ShareAlike 2.0

### Twitterized explanation

• To combat component ageing, measure time between flanks, use LSB of time delta as entropy. Do whitening.

# Avalanche Entropy (1)

- Entropy provider using external noise source
  - Used with the Cryptech Avalanche noise source
  - Noise digitized by board using a schmitttrigger and provided as single bit stream


# Avalanche Entropy (2)

- Measures time (cycles) between positive flanks on noise source
  - LSB from cycle counter used as entropy bit
  - 32 consecutive bits provided as entropy data to consumer (mixer)

# Avalanche Entropy (3)

- Heavily tested using ent, several custom tools
  - Good confidence that the entropy provided has good quality
  - Long term stability needs to be evaluated (and being worked on)
- ~10 kbps data rate

## Adder based Ring Oscillator



## ROSC Entropy (1)

- Entropy provider using internal jitter source
  - Using a novel adder based ring oscillator (ROSC) suitable for FPGA implementation.
  - Designed by Bernd Paysan
  - ~2 kbps data rate

## ROSC Entropy (2)

- Generates entropy using jitter between ring oscillators
  - Uses 32 separate ring oscillators (running at 300+ MHz in Spartan-6)
  - Samples the output values from the oscillators every 256 clock cycles
  - The outputs from the oscillators are XOR combined into a single bit value
  - 32 consequtive bits provided as entropy data to consumer (mixer)

#### ROSC Entropy (3)

- Heavily tested using ent, several custom tools
  - Fairly good confidence that the entropy provides sufficient quality
  - ROSC feedback path routing critical to clock frequency. Should preferrably be locked down using Place & Route constraints
  - rosc\_entropy core should be requalified when moved to a new technology (for example a new FPGA family) Creative Commons: Attribution-NonCommercial-ShareAlike 2.0

## Mixer (1)

- Combines entropy from providers to create seeds for the CSPRNG
  - Strict round robin extraction from a set of entropy providers

 Decouples the entropy collection from the random number generation by the CSPRNG

## Mixer (2)

 Make it hard to predict seed when trying to control an entropy source

 Make it hard (infeasible) to guess mixer state and entropy state based on guess of bits in seed



- Seeds are intermediate digests for an arbitrarily long message
  - Unless full restart is forced
- With SHA-512 as mixer primitive, 1024 bits of entropy is needed to generate 512 bits of seed
  - With the current Cryptech CSPRNG, two
    512-bit seed words are needed. In total
    2048 bits of entropy is needed to be able to
    reseed the CSPRNG



- Using the ChaCha stream cipher as primitive
  - 24 rounds by default

896 bits in total

- Cipher initialized by
  - 256 bit key
  - 512 bit message block
  - 64 bit IV
  - 64 bit initial counter value



- Blocks of 512 bits of stream data extracted via a FIFO as 32-bit random words by consumers
- Decouples data generation from consumption

